Posts
-
FOSDEM Edition: Thoughts on the Microkernels
-
Hardening C Against ROP: Getting CET Shadow Stacks Working
-
Immutable Systems: Cross-Compiling for RISC-V using Nix Flakes
-
Immutable Systems: NixOS + systemd-repart + systemd-sysupdate
-
Confidential Computing: Complexity vs Security
-
RISC-V: The (Almost) Unused Bit in JALR
-
Split Lock Detection VM Hangs
-
Intel TDX Doesn't Protect You from the Cloud
-
The Flawed Design of Intel TDX
-
Lanzaboote: Towards Secure Boot for NixOS
-
IOAPIC Mysteries: IRQ Pin Assertion Register
-
Intel MPX, CET, SGX, WTF
-
OS Development with RISC-V and ULX3S
-
Complexity in Operating Systems
-
RISC-V Stumbling Blocks
-
1001 Ways of Implementing a System Call
-
Hiding Data in Redundant Instruction Encodings
-
Fingerprinting x86 CPUs using Illegal Opcodes
-
Welcome!
subscribe via RSS